Applicant: Keiji Negi Attorney's Docket No.: 10830-048001 / A36-126904M/YAH

Serial No.: 09/723,194

: November 27, 2000 Filed

Page : 3 of 8

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently amended) A pattern synchronous circuit comprising:

branch means for branching parallel signals of n bits inputted from a parallel signal input terminal into two portions,

frame detection means for using one portion of the parallel signals branched by said branch means as input and detecting a frame identification pattern in the parallel signals to output the frame position information,

first sort means for using the other portion of the parallel signals branched by said branch means as input and sorting the parallel signals according to a low order bit of the frame position information outputted by said frame detection means, and

second sort means for further using outputs of said first sort means as input and again sorting the parallel signals according to all the bits of the frame position information outputted by said frame detection means.

2. (Currently amended) The pattern synchronous circuit as defined in claim 1, wherein said first sort means comprises:

one shift means for using \underline{a} (n/1)-th bit from the \underline{a} first bit of the parallel signals as input and performing shift operations according to a low order bit of the frame position information outputted by said frame detection means, and

- (1-1) sort means for respectively using (n/1) bits in the continuous parallel signals as input and performing sort operations according to a low order bit of the frame position information outputted by said frame detection means.
 - 3. (Currently amended) The pattern synchronous circuit as defined in claim 1, wherein said second sort means comprises:

Applicant: Keiji Negi Attorney's Docket No.: 10830-048001 / A36-126904M/YAH

Serial No.: 09/723,194

: November 27, 2000 Filed

Page

delay means for using data obtained by sampling said first sort means every m bits as input and delaying signals,

(m-1) sort means for respectively using data obtained by sampling said mutually different first sort means every m bits as input and performing sort operations according to a low order bit of the frame position information outputted by said frame detection means, and

m shift means for respectively using outputs of said delay means and said sort means as input and performing shift operations according to a high order bit of the frame position information outputted by said frame detection means.

- 4. (Previously presented) The pattern synchronous circuit as defined in claim 2 wherein said shift means shifts bits without sorting a list of the parallel signals according to the frame position information.
- 5. (Currently amended) The pattern synchronous circuit as defined in claim 2 wherein said first sort means sorts a list of bits in the a same clock of as the parallel signals according to the frame position information.
- 6. (Currently amended) The pattern synchronous circuit as defined in claim 1 wherein the low order bit of the frame position information outputted by said frame detection means has the a number of bits sufficient to indicate values of the a number m of shift means constructing forming said second sort means.
- 7. (Currently amended) The pattern synchronous circuit as defined in claim 3 wherein each of said m shift means shifts bits without sorting a list of the parallel signals according to the frame position information.
 - 8. (Currently amended) The pattern synchronous circuit as defined in claim 3 wherein

Attorney's Docket No.: 10830-048001 / A36-Applicant: Keiji Negi 126904M/YAH

Serial No.: 09/723,194

: November 27, 2000 Filed

Page : 5 of 8

said second sort means sorts a list of bits in the a same clock as of the parallel signals according to the frame position information.

9. (Currently amended) The pattern synchronous circuit as defined in claim 2, wherein the low order bit of the frame position information outputted by said frame detection means has the a number of bits sufficient to indicate values of the a number m of shift means constructing forming said second sort means.

10. (Currently amended) The pattern synchronous circuit as defined in claim 3, wherein the low order bit of the frame position information outputted by said frame detection means has the a number of bits sufficient to indicate values of the a number m of shift means constructing forming said second sort means.